To exploit instruction level parallelism, compilers for VLIW and superscalar processors often employ static code schedul-
dependence, the situation where the relationship between a pair of memory references cannot be determined accurately at compile time. Because memory dependence often occur on program critical paths, such loss of code reordering opportunities can severely impair the effectiveness of code scheduling.
The problem of ambiguous memory dependence can be addressed by static dependence analysis, dynamic memory disambiguation, or some combination of the two. Static dependence analysis attempts to determine, at compile time, the relationship between pairs of memory references. In many cases, this analysis is able to determine the reference pairs are either definitely dependent or definitely indepen-"Currently with Intel Corporation, Santa Clara, CA.
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In Figure  1( 
Simulation Methodology
Unlike the experiment described in the previous section in which the resultant code could not be executed, all subsequent experiments were performed using a detailed emulation-driven simulation. 
